Application of Op-amp Fixators in Analog Circuits

Similar documents
Comparative Analysis of Voltage Controlled Oscillator using CMOS

Texas A&M University Electrical Engineering Department. ELEN 665 RF Communication Circuits Laboratory Fall 2010

Analog Design and System Integration Lab. Graduate Institute of Electronics Engineering National Taiwan University

Design of Low-Power CMOS Cell Structures Using Subthreshold Conduction Region

A 2.4 GHZ FULLY INTEGRATED LC VCO DESIGN USING 130 NM CMOS TECHNOLOGY

Analysis of Human Cardiovascular System using Equivalent Electronic System

5. Low-Power OpAmps. Francesc Serra Graells

A low supply voltage and wide-tuned CMOS Colpitts VCO

Chapter VI Development of ISFET model. simulation

KINGS COLLEGE OF ENGINEERING DEPARTMENT OF MECHANICAL ENGINEERING QUESTION BANK. Subject Name: ELECTRONICS AND MICRIPROCESSORS UNIT I

Design and Implementation of Programmable Hearing Aid Using FPAA

Digital. hearing instruments have burst on the

A Review on Hand Gesture Recognition for Deaf and Dumb People Using GSM Module

Low-Power 1-bit CMOS Full Adder Using Subthreshold Conduction Region

Medical Electronics Dr. Neil Townsend Michaelmas Term 2001 ( The story so far

Temporal Adaptation. In a Silicon Auditory Nerve. John Lazzaro. CS Division UC Berkeley 571 Evans Hall Berkeley, CA

Stepper Motors and Control Part II - Bipolar Stepper Motor and Control (c) 1999 by Rustle Laidman, All Rights Reserved

Verilog-AMS-PAM: Verilog-AMS integrated with Parasitic-Aware Metamodels for Ultra-Fast and Layout-Accurate Mixed- Signal Design Exploration

Analysis of Voltage Stability using L-Index Method

PLL. The system blocks and their input and output signals are as follows:

Reduction of Subthreshold Leakage Current in MOS Transistors

Development of an Electronic Glove with Voice Output for Finger Posture Recognition

Biomimetic Cortical Nanocircuits: The BioRC Project. Alice C. Parker NSF Emerging Models of Technology Meeting July 24, 2008

EE 4BD4 Lecture 20. Therapeutic Stimulation

MPS Baseline proposal

Understanding Arrester Voltage-Current Characteristic Curves and Interactive Curve Generator (ArresterFacts 003.1)

Recognition of English Characters Using Spiking Neural Networks

Bulk CMOS Device Optimization for High-Speed and Ultra-Low Power Operations

DOWNLOAD OR READ : TAKE CHARGE OF BIPOLAR DISORDER PDF EBOOK EPUB MOBI

Enhancement of VCO Linearity and Phase Noise by Implementing Frequency Locked Loop

ECG Acquisition System and its Analysis using MATLAB

Correlating Trust with Signal Detection Theory Measures in a Hybrid Inspection System

SO14 IC Serial Output IC For 14 Bits of Output

Tunable Low Energy, Compact and High Performance Neuromorphic Circuit for Spike-Based Synaptic Plasticity

Design and Implementation of Speech Processing in Cochlear Implant

AC Disconnect & more. Roger Karam Las Vegas Interim May 2002

Application of Fuzzy Cellular Neural Network and its Stability to Color Edge Detection

Implementation of a Multi bit VCO based Quantizer using Frequency to Digital Converter

Current Testing Procedure for Deep Submicron Devices

EVALUATION OF MIL-STD-883/TEST METHOD FOR BIPOLAR LINEAR CIRCUITS

This article has been accepted for inclusion in a future issue of this journal. Content is final as presented, with the exception of pagination.

Neuromorhic Silicon Neuron and Synapse: Analog VLSI Implemetation of Biological Structures

What is a stepper motor?

Robust Subthreshold Circuit Design to Manufacturing and Environmental Variability. Masanori Hashimoto a

Power Turn-On. IEEE 802.3af DTE Power via MDI March Dieter Knollman AVAYA

IEE P Task Force

Smart Gloves for Hand Gesture Recognition and Translation into Text and Audio

Port To Port Cross-Regulation (PPCR) For IEEE 802.3af Standard Power over MDI Yair Darshan

Continuous Time Sigma Delta Modulators and VCO ADCs

Authors Haseena 1, Minikutty A 2 School of Pedagogical Sciences, Mahatma Gandhi University, Kottayam, Kerala, India

IEE P Task Force

Operational Fault Tolerance of CMAC Networks

Fuzzy Techniques for Classification of Epilepsy risk level in Diabetic Patients Using Cerebral Blood Flow and Aggregation Operators

arxiv: v1 [q-bio.nc] 28 May 2018

TIMS Lab 1: Phase-Locked Loop

Hand motion assessment and rehabilitation system

Measuring Heart Rate and Blood Oxygen Levels for Portable and Wearable Devices

Biosensor and its electrochemical transducer

Leakage Currents of Zinc Oxide Surge Arresters in 22 kv Distribution System Using Thermal Image Camera

Design of high-voltage-tolerant stimulus driver with adaptive loading consideration to suppress epileptic seizure in a 0.

DIN Ready Solid State Relay

Finger Plethysmograph to Measure Blood Resistivity

PERFORMANCE OF THOMAS FIERING MODEL FOR GENERATING SYNTHETIC STREAMFLOW OF JAKHAM RIVER

Lecture 10: Efficient Design of Current-Starved VCO

A Bidirectional Analog VLSI Cochlear Model

Week 2 Systems (& a bit more about db)

Implementation of Inference Engine in Adaptive Neuro Fuzzy Inference System to Predict and Control the Sugar Level in Diabetic Patient

The Automated Defibrillator: A Biomedical Engineering Success Story. Dr. James A. Smith

International Journal of Advance Engineering and Research Development. Gesture Glove for American Sign Language Representation

Fig. 1: Typical PLL System

Brushless direct current (BLDC) machine Bipolar Unipolar Driving Circuit education study

Design Methodology for Fine-Grained Leakage Control in MTCMOS

Validating the Visual Saliency Model

PHM-100 PORTABLE HANDHELD TRANSDUCER INDICATOR OPERATORS MANUAL. Transducer Techniques R

Slew-Aware Clock Tree Design for Reliable Subthreshold Circuits Jeremy R. Tolbert, Xin Zhao, Sung Kyu Lim, and Saibal Mukhopadhyay

Total Ionizing Dose Test Report. No. 16T-RT3PE3000L-CG896-QMLPK

DC Unbalance Tolerance Testing in PSE s

DEAN PROFILE. Phone no. (02164) to Fax- (02164) Mobile No : D.O.

PoDL- Decoupling Network Presentation Andy Gardner. May 2014

Control Systems (TACS)

Finger Plethysmograph to Measure Blood Resistivity

IEEE SIGNAL PROCESSING LETTERS, VOL. 13, NO. 3, MARCH A Self-Structured Adaptive Decision Feedback Equalizer

BLOOD GLUCOSE LEVEL MONITORING BY NONINVASIVE METHOD USING NEAR INFRA RED SENSOR

AccuQuest Spotlight: Successful Fittings with Oasis. Fitting Range

Viability of Low Temperature Deep and Ultra Deep Submicron Scaled Bulk nmosfets on Ultra Low Power Applications

AND BIOMEDICAL SYSTEMS Rahul Sarpeshkar

An Official Journal of the American Heart

NERC Voltage Ride-through Follow-up Activities

TOTAL IONIZING DOSE TEST REPORT

Yuriy Belov, Sergiy Тkachuk, Roman Iamborak

Principles and Applications of Electrical Circuits and Signal Theories in EP

Real-time ECG monitoring system for the assessment of rural cardiac patients

TLC2932 HIGH-PERFORMANCE PHASE-LOCKED LOOP

Impact of Particle Mass Distribution on the Measurement Accuracy of Low-Cost PM-Sensors

Modeling of capacitance relaxation phenomena in a malignant membrane

IEEE 803.af Management clause 33

MODELING SMALL OSCILLATING BIOLOGICAL NETWORKS IN ANALOG VLSI

SPECIFICATION GUIDE. Phoenix EX AC Drive Closed Loop AC Vector Control 3 HP to 3500 HP 200 to 600 VAC Input

Project: Feedback Systems for Alternative Treatment of Obstructive Sleep Apnea

Detection of Diabetic disorders in the lower extremities: A cost effective screening device.

Transcription:

Application of Op-amp Fixators in Analog Circuits R. Rohith Krishnan #1, S. Krishnakumar *2 # Department of Electronics, S.T.A.S, M.G. University Regional Centre Edappally, Kochi, Kerala, India 1 rohithpunnoor@gmail.com 2 drkrishsan@gmail.com Abstract Nullor elements have applications not only in analog behaviour modeling but also in analog circuit design and analysis. Fixator-norator pair, the emerging tool in analog design is a combination of a nullor and sources. A method for the realization of fixator-norator pair is discussed in this paper. Application of fixator-norator pair into a circuit makes it possible to perform the AC and DC designs in a linear like way. Fixator fixes a critical biasing spec at the design, whereas the pairing norator finds the value of power conducting components or DC sources that meets the design. A scaling amplifier design, an active load design and a CMOS differential amplifier design are provided as examples to demonstrate the procedure and the methodology. Keyword- Fixator-norator pair, Nullor, Op-amp, Analog circuits. I. INTRODUCTION Source allocation and biasing design are the major steps in the design of analog circuits. The process becomes harder as the length of the circuit increases. Nonlinearity is one of the problems that make the design process difficult and time consuming. A linear network is much easier to design as it obeys superposition principle. Thus, a method that performs linear like analysis on nonlinear circuit is effective. That is why the fixator-norator pair (FNP) getting attraction. A FNP can fix a critical biasing spec of an active device at a desired point on the characteristic curve. Thus the additivity property of superposition is applicable in such circuits where each critical operating point is fixed using appropriate FNPs. A fixator is a nullator plus source(s). FNPs are realized to use in analog design using ideal controlled sources with very high gain, but in this paper, we use operational amplifiers. The former one can be used only in circuit simulators but the later one can be used in both simulators and practical labs. Thus such a study gains pedagogical importance. Verhoeven et al. [1] proposed a method in which transistors are DC isolated with the help of controlled sources. These transistors are biased only at the end using local biasing sources. A similar methodology is presented by Reza Hashemian [2] called local biasing. Here no controlled sources are used for biasing purpose but the total number of local biasing source are reduced to half by replacing other half using storage elements like inductors and capacitors. The major difficulty with local biasing is the large number of scattered supplies. Source transformation methods can be used to reduce their number, but such processes are tedious and time consuming. Later, Reza [3]-[5] introduced fixator-norator pair, which can avoid many of the problems associated with the earlier methods. Fixators and norators are always used in pair and their use is temporary in the circuit. They can be replaced with actual circuit components when the design process is completed. Circuit simulators cannot directly model the pair; hence in his works, ideal controlled sources with very high gain are used to represent fixator-norator pairs. The remaining part of this paper is arranged as follows. Section II introduces op-amp fixator and its working. A comparison is also made between op-amp fixator and its theoretical counterpart. Section III gives the case study with three examples. Finally section IV concludes the methodology. II. OPERATIONAL AMPLIFIERS AS FIXATORS Op-amp is a perfect nullor. That means, its input port acts as a nullator and its output port act as a norator. The output of op-amp can take any value so that its input is zero. This distinctive feature allows us to construct opamp voltage fixator and current fixator as shown in Fig. 1. Fixator realized using controlled sources produce the values of power conducting components based on a given bias source. The op-amp fixator [6] gives solutions that are useful to generate the values of bias supporting components independent of the value of bias source. In Fig. 1 (a) and (b), fixators fix voltage between nodes X and Y at V F volt. In Fig. 1(c) and (d), fixators fix current from X to Y to be I F ampere. To understand the working of op-amp fixators, consider the circuits shown in Fig. 2. DOI: 10.21817/ijet/2016/v8i5/160805411 Vol 8 No 5 Oct-Nov 2016 1936

Fig. 1. Usage of voltage fixator; (a) using controlled sources; (b) using op-amp; and current fixator (c) using controlled sources; (d) using op-amp. Fig. 2. (a) A simple resistor circuit; (b) applying voltage fixator of 7V; (c) circuit is modified as a current source. Consider Fig. 2 (a), our aim in this experiment is to find the value of R 2 so that the voltage at node X will be 7 V. We can apply op-amp fixator into the circuit as shown in Fig. 2(b). Here, R 2 is removed and instead op-amp fixator is added. The output port of op-amp does the role of bias supporting component to get 7V across node X. Simulation shows that current sink by the norator is 1mA, therefore R F should be 7V/1mA= 7KΩ. Op-amp adjusts its output to maintain zero input at its input port. Consider Fig. 2(c), a load resistor is inserted between node X and output of op-amp. It is a resistor in series with the current source (sink) and has no effect even if the load is increased, until the drop across the load reaches V F plus saturation voltage of op-amp. Therefore, up to this limit, the circuit behaves like a current source and constant current of 1mA flows through the load. These properties make the op-amp an ideal candidate to realize the fixators. A fixator Fx(0,0) is a nullor. Consider the inverting and non-inverting amplifier circuits as shown in Fig.3. Here nullor model of op-amps are used. Fig. 3. (a) Non-inverting amplifier; (b) inverting amplifier. We can derive the output equations for these amplifiers in a more easy way. This is the advantage of using fixators in analog circuits. DOI: 10.21817/ijet/2016/v8i5/160805411 Vol 8 No 5 Oct-Nov 2016 1937

III. CASE STUDY Op-amp fixator find applications in source allocation, biasing design, fault detection etc., some of them are demonstrated in following example problems. Fig. 4 shows the process of fault identification and correction process of analog circuits using fixator. Fig.4. (a) Fault identification; (b) correction. With a fault free circuit, in Fig. 4(a), a fixator Fx(V O1,0) a known output, applied at the output of a fault free circuit produce the required input across the norator connected at the input port, for generating an output V O1. With the arrangement as shown in Fig. 4(a), the outputs V O1 =V O2 if the circuit under test is fault free, otherwise the output V O2 deviates from V O1. For a faulty circuit, fixator can be applied to redesign the value of some of the power conducting components (PCCs) to eliminate the fault, as shown in Fig. 4(b). Problem 1: Consider the scaling amplifier circuit [7] as shown in Fig. 5(a). Originally it was designed to give an output voltage of the form v o =8v a +6v b +3v c -7v 1 -v 2-5v 3. But due to the variation of one of the PCCs, say R y, the output shifted from its designed value. In this case, op-amp fixator can be employed to re-design the appropriate value for R y and the designing process is shown in Fig. 5(b). Fig.5. (a) Scaling amplifier; (b) re-designing R y for a given output expression. Taking inputs v 1, v 2, v 3 and v a, v b, v c as 1V, to satisfy the given output expression, we need an output of 4 volt. Therefore in Fig. 5(b), op-amp fixator V O (4V,0) is applied to keep the output voltage at 4V and at the same time, output port of op-amp, the norator plays the role of R y. Simulating the circuit indicates that V Ry =1V and I Ry =25µA. Therefore new value for R y =40KΩ. It is now necessary to verify the result, so replace op-amp fixator in Fig. 5(b) with a 40KΩ resistor, and simulate the circuit. The output is 4V and the result is verified. Problem 2: Our aim in this problem is to design a basic BJT current source circuit having dynamic impedance r m =55KΩ and static impedance R M =2KΩ. The circuit consists of two transistors and a resistor as shown in Fig. 6(a). This circuit is to be used as the active load for a common emitter amplifier as shown in Fig. 6(b). In this problem, op-amp fixator is used to design the current source as per the design requirement. DOI: 10.21817/ijet/2016/v8i5/160805411 Vol 8 No 5 Oct-Nov 2016 1938

Fig. 6. (a) Current source; (b) common emitter amplifier with current source load. The essential parameters for the active load, V M, I M, R M and r m are 4V, 2mA, 2KΩ and 55KΩ respectively, so that the voltage gain of the amplifier will be greater than 100. Op-amp fixator can be used to design the current source to meet the parameters as shown above. The design process is shown in Fig. 7(a). Early voltage VA for the identical transistors Q 1 and Q 2 is 110V, so that the dynamic resistance of the active load is VA/I m = 55KΩ. Simulation shows that the value of R eq is 4.7KΩ. The output waveform of the updated circuit for an input Sin (2000πt) mv is shown in Fig. 7(b). Fig. 7(a) design of current source; (b) output of the updated common emitter amplifier. The small signal analysis of the common emitter amplifier is shown below. The output resistance is close to our design of 55KΩ. ****SMALL-SIGNAL CHARACTERISTICS INPUT RESISTANCE AT V_V1 = 4.138E+03 OUTPUT RESISTANCE AT V(VO) = 5.339E+04 Problem 3: Fig. 8(a) shows a well designed CMOS differential amplifier [8] with buffer stage. However, replacement of some of the components with similar devices disturbed the AC performance design of the amplifier. The objective here is to fix the AC gain of the amplifier at a desired value by re-designing the current source I S for its dynamic impedance. The design process begins with creating the linear model of CMOS amplifier as depicted in Fig. 8(b). Here, r 1, r 2 and r 3 represent the dynamic impedance of active loads R 1, R 2 and R 3 respectively, r gs represents extremely high resistance or open circuit. For a fixed input of 10mV, the amplifier must produce an output of 3.17V so that the gain of the amplifier is 50dB. Therefore, an op-amp fixator vo(- 3.17V,0) is added at the output port of the amplifier. To match the fixator applied, there should be a norator in DOI: 10.21817/ijet/2016/v8i5/160805411 Vol 8 No 5 Oct-Nov 2016 1939

the circuit. This suggests to replace r is, the resistor corresponding to dynamic resistance of I S with the output terminal of op-amp as shown in Fig. 8(b). Now, we are able to simulate this circuit, the simulation shows that r is =56KΩ. Finally, the op-amp fixator is removed and the value of r is is updated to 56KΩ. The small signal analysis of the redesigned circuit is shown below, which is almost close to the expected gain. Fig. 8. (a) CMOS amplifier with buffer stage; (b) Design of r is using op-amp fixator. **** SMALL-SIGNAL CHARACTERISTICS V(VO)/V_V1 = -3.163E+02 INPUT RESISTANCE AT V_V1 = 1.000E+20 OUTPUT RESISTANCE AT V(VO) = 2.449E+04 IV. CONCLUSION A method for the realization of fixator-norator pair has been presented. The op-amp fixators are proved to be a good alternative for controlled sources. Three applications of the op-amp fixators, a scaling amplifier, an active load for common emitter amplifier and design of a CMOS differential amplifier are explained in detail and the results are verified by simulation. The results are in close proximity with the design. ACKNOWLEDGMENT Authors are thankful to UGC, Government of India for providing necessary fund to do this research work. DOI: 10.21817/ijet/2016/v8i5/160805411 Vol 8 No 5 Oct-Nov 2016 1940

REFERENCES [1] C. J. Verhoeven, A. van Staveren, G. L. E. Monna, M. H. L. Kouwenhoven, and E. Yildiz, Structured Electronic Design: Negative- Feedback Amplifiers, Kluwer Academic Publishers, Dordrecht, The Netherlands, 2003. [2] R. Hashemian, Local biasing and the use of nullator-norator pairs in analog circuits designs, VLSI Design vol. 2010, pp.1930, 2010.10.1155/2010/297083 [Online]. Available: http://www.hindawi.com/journals/vlsi/2010/297083.html [3] Reza Hashemian, Application of Fixators-Norator Pairs in Designing Active Loads and Current Mirrors in Analog Integrated Circuits, IEEE Transactions On Very Large Scale Integration (VLSI) Systems, Vol. 20, No. 12, December 2012. [4] E. Tlelo-Cuautle, Advances in Analog Circuits, 1st ed. India: InTech, 2011. [5] Reza Hashemian, Fixator-Norator Pair versus Direct Analytical Tools in Performing Analog Circuit Designs, IEEE Transactions on Circuits and Systems-II: Express Briefs, Vol.61, No. 8, August 2014. [6] Rohith Krishnan R, S Krishnakumar, Reza Hashemian, A Method to Modify/Correct the Performance of Amplifiers, IJSTR, ISSN: 2277-8616,Vol.4,Issue 1, January 2015. [7] Muhammad H. Rashid, Microelectronic Circuits Analysis and Design, Second Edition, Cengage Learning Inc, 2011. [8] R. Hashemian, New Port Modeling for Analog Circuit Biasing Design, 2010 IEEE International Conference on Electro/Information Technology EIT2010, Normal, IL, May 13 15, 2010. AUTHOR PROFILE R. Rohith Krishan completed his B.Sc. in Electronics from Mahatma Gandhi University, Kottayam in 2011 and M.Sc. in Electronics with first rank from Mahatma Gandhi University, Kottayam in 2013. He was awarded the prestigious NET-JRF by UGC, Government of India in October, 2013. Presently he is working as a Junior Research Fellow at the Department of Electronics, STAS, Mahatma Gandhi University Regional Centre, Edappally, Kochi-24, Kerala, India. His research interest fields are Analog circuit design, Fixator-norator pair and fixator based designs. S. Krishnakumar completed his M.Sc. in Physics with Electronics specialization in 1987 from Mahatma Gandhi University, Kottayam. He was awarded Ph.D. in Thin Film Devices in 1995 from Mahatma Gandhi University, Kottayam. He got M.Tech. in Computer Science from Allahabad Agricultural Institute Deemed University (renamed as Sam Higginbottom Institute of Agriculture, Technology and Sciences) in 2006 and also obtained MCA from IGNOU in 2010. He has 21 years of teaching experience in Electronics and Computer Science subjects for graduates and post graduates. Currently he is working as the Regional Director of School of Technology and Applied Sciences (STAS), Mahatma Gandhi University Regional Centre, Edappally, Kochi-24, Kerala. India. His research interest fields include Analog circuit design, VLSI and Image processing. Dr. S. Krishnakumar is an Associate member of Institute of Engineers, India. He was a member of Board of studies of University of Calicut and a member of Academic council of Mahatma Gandhi University, Kottayam. DOI: 10.21817/ijet/2016/v8i5/160805411 Vol 8 No 5 Oct-Nov 2016 1941