5. Low-Power OpAmps. Francesc Serra Graells
|
|
|
- Suzan Curtis
- 5 years ago
- Views:
Transcription
1 Intro Subthreshold Class-AB Rail-to-Rail Inverter-Based 1/43 5. Low-Power OpAmps Francesc Serra Graells Departament de Microelectrònica i Sistemes Electrònics Universitat Autònoma de Barcelona paco.serra@imb-cnm.csic.es Integrated Circuits and Systems IMB-CNM(CSIC)
2 Intro Subthreshold Class-AB Rail-to-Rail Inverter-Based 2/43 1 Low-Voltage vs Low-Current 2 Subthreshold Operation 3 Class-AB Output Stages 4 Rail-to-Rail Topologies 5 Inverter-Based Pseudo-Differential Multi-Stages Architectures
3 Intro Subthreshold Class-AB Rail-to-Rail Inverter-Based 3/43 1 Low-Voltage vs Low-Current 2 Subthreshold Operation 3 Class-AB Output Stages 4 Rail-to-Rail Topologies 5 Inverter-Based Pseudo-Differential Multi-Stages Architectures
4 Intro Subthreshold Class-AB Rail-to-Rail Inverter-Based 4/43 Low-Voltage vs Low-Current OpAmp overall power consumption:
5 Intro Subthreshold Class-AB Rail-to-Rail Inverter-Based 5/43 Low-Voltage vs Low-Current OpAmp overall power consumption: Alternative supply sources (battery, solar cell, scavenging) Poor power scaling Limited by technology Low-voltage circuit techniques: Rail-to-rail Inverter-based Supply multipliers Back gate...
6 Intro Subthreshold Class-AB Rail-to-Rail Inverter-Based 6/43 Low-Voltage vs Low-Current OpAmp overall power consumption: Alternative supply sources (battery, solar cell, scavenging) Poor power scaling Limited by technology Strong power savings Limited by noise and bandwidth Low-voltage circuit techniques: Rail-to-rail Inverter-based Supply multipliers Back gate... Low-current circuit techniques: Subthreshold Class-AB Dynamic biasing Duty cycle...
7 Intro Subthreshold Class-AB Rail-to-Rail Inverter-Based 7/43 Low-Voltage vs Low-Current OpAmp overall power consumption: Alternative supply sources (battery, solar cell, scavenging) Poor power scaling Limited by technology Strong power savings Limited by noise and bandwidth Low-current circuit techniques: Subthreshold Class-AB Dynamic biasing Duty cycle... Low-voltage circuit techniques: Rail-to-rail Inverter-based Supply multipliers Back gate... Conflicts can arise between low-current and low-voltage design techniques!
8 Intro Subthreshold Class-AB Rail-to-Rail Inverter-Based 8/43 1 Low-Voltage vs Low-Current 2 Subthreshold Operation 3 Class-AB Output Stages 4 Rail-to-Rail Topologies 5 Inverter-Based Pseudo-Differential Multi-Stages Architectures
9 Intro Subthreshold Class-AB Rail-to-Rail Inverter-Based 9/43 Optimizing MOSFET Biasing Each transistor has its own purpose and requirements! M8 M7 M5 e.g. single-ended two-stage Miller OpAmp M3 M4 M6
10 Intro Subthreshold Class-AB Rail-to-Rail Inverter-Based 10/43 Optimizing MOSFET Biasing Each transistor has its own purpose and requirements! M8 M7 M5 e.g. single-ended two-stage Miller OpAmp M3 M4 M6 good current matching
11 Intro Subthreshold Class-AB Rail-to-Rail Inverter-Based 11/43 Optimizing MOSFET Biasing Each transistor has its own purpose and requirements! M8 M7 M5 e.g. single-ended two-stage Miller OpAmp M3 M4 M6 good current matching good transconductance
12 Intro Subthreshold Class-AB Rail-to-Rail Inverter-Based 12/43 Optimizing MOSFET Biasing Each transistor has its own purpose and requirements! Forward saturation example (neglecting CLM): M8 M7 M5 Moderate Strong inversion Weak e.g. single-ended two-stage Miller OpAmp M3 M4 M6 Leakage good current matching good transconductance
13 Intro Subthreshold Class-AB Rail-to-Rail Inverter-Based 13/43 Optimizing MOSFET Biasing Each transistor has its own purpose and requirements! Individual operating point selection by sizing + biasing: M8 M7 M5 inversion coefficient e.g. single-ended two-stage Miller OpAmp M3 M4 M6 good current matching good transconductance Weak Strong inversion IC-based circuit design: IC>>1 e.g. good current matching IC~1 optimized transconductance/power IC<<1 e.g. translinear e x functions Moderate
14 Intro Subthreshold Class-AB Rail-to-Rail Inverter-Based 14/43 Specific Current Generator I S -based current reference: proportional to absolute temperature (PTAT) Neglecting CLM I S -based current PTAT voltage M5 M M4 1 M3 1 MI bias I bias I bias M6 N P 1 V bias M7 1 V ptat weak inversion sat. strong inversion sat. strong inversion cond. By using I bias for biasing circuits, IC selection is independent from technology F. Serra-Graells et al., Sub-1V CMOS Proportional-To-Absolute-Temperature References, IEEE Journal of Solid-State Circuits, 38:1(84-8), Jan 2003
15 Intro Subthreshold Class-AB Rail-to-Rail Inverter-Based 15/43 Specific Current Generator I S -based current reference: thermal compensated voltage I S -based current PTAT voltage As a side effect, temperature compensated voltage references can be also obtained: M8 X M5 M M4 1 M3 1 XI bias I bias I bias MI bias V ref M9 Y M6 N P 1 V bias M7 1 V ptat weak inversion sat. strong inversion sat. strong inversion cond. By using I bias for biasing circuits, IC selection is independent from technology F. Serra-Graells et al., Sub-1V CMOS Proportional-To-Absolute-Temperature References, IEEE Journal of Solid-State Circuits, 38:1(84-8), Jan 2003
16 Intro Subthreshold Class-AB Rail-to-Rail Inverter-Based 16/43 1 Low-Voltage vs Low-Current 2 Subthreshold Operation 3 Class-AB Output Stages 4 Rail-to-Rail Topologies 5 Inverter-Based Pseudo-Differential Multi-Stages Architectures
17 Intro Subthreshold Class-AB Rail-to-Rail Inverter-Based 17/43 Output Operation Class OpAmp power investment: noise performance driving capability Output stage operation modes:
18 Intro Subthreshold Class-AB Rail-to-Rail Inverter-Based 18/43 Output Operation Class OpAmp power investment: Class-A Class-B noise performance driving capability Output stage operation modes: Class-G/H Class-AB Class-C Class-E/F Class-D
19 Intro Subthreshold Class-AB Rail-to-Rail Inverter-Based 19/43 Basic CMOS Topologies Inverter-like stage: MP Class-AB modulation index Push-pull type stage: MN MN MP MN and MP static bias current
20 Intro Subthreshold Class-AB Rail-to-Rail Inverter-Based 20/43 Basic CMOS Topologies Inverter-like stage: MP Class-AB modulation index Push-pull type stage: MN MN MP High voltage gain MN and MP static bias current Unity voltage gain Intrinsic high output impedance (1/g md ) Suitable for capacitive loads only Optimized full-scale Intrinsic low output impedance (1/g ms ) Suitable for any type of load impedance Reduced full-scale Biasing circuitry to control I bias against PVT (CMOS process, supply voltage and temperature) corners and to reach high Class-AB m-values?
21 Intro Subthreshold Class-AB Rail-to-Rail Inverter-Based 21/43 Class-AB Stage Examples Translinear loops: M4 M3 M5
22 Intro Subthreshold Class-AB Rail-to-Rail Inverter-Based 22/43 Class-AB Stage Examples Translinear loops: weak inversion sat. CCW strong inversion sat. CW M4 M3 M5
23 Intro Subthreshold Class-AB Rail-to-Rail Inverter-Based 23/43 Class-AB Stage Examples Translinear loops: weak inversion sat. strong inversion sat. CCW CW M7 M8 M4 M3 M3 M5 High supply voltage typically required... M4 M5 M9 M6 0 inverter based version
24 Intro Subthreshold Class-AB Rail-to-Rail Inverter-Based 24/43 Class-AB Stage Examples Class-A + dynamic biasing: M3
25 Intro Subthreshold Class-AB Rail-to-Rail Inverter-Based 25/43 Class-AB Stage Examples Class-A + dynamic biasing: discrete time (e.g. SC OpAmps) continuous time (e.g. RC OpAmps) AC response M3 high value M3 Area overhead Noise excess from biasing DC response
26 Intro Subthreshold Class-AB Rail-to-Rail Inverter-Based 26/43 Class-AB Stage Examples Telescopic topologies: Asymmetrical differential pairs M6 Classic differential pair M5 M4 M3 Constant voltage bias so M3 Output range PVT compensated by symmetry...
27 Intro Subthreshold Class-AB Rail-to-Rail Inverter-Based 27/43 Class-AB Stage Examples Telescopic topologies: Half-circuit analysis for strong inversion saturation Asymmetrical differential pairs M6 M5 M4 Full-circuit analysis for = Classic diff. pair M3 Output range
28 Intro Subthreshold Class-AB Rail-to-Rail Inverter-Based 28/43 1 Low-Voltage vs Low-Current 2 Subthreshold Operation 3 Class-AB Output Stages 4 Rail-to-Rail Topologies 5 Inverter-Based Pseudo-Differential Multi-Stages Architectures
29 Intro Subthreshold Class-AB Rail-to-Rail Inverter-Based 29/43 Why Rail-to-Rail? Optimization of signal full-scale (V FS ) and probably dynamic range (DR) Necessary at OpAmp input? Compatibility with low supply voltages (e.g. battery-powered, energy scavenging) Required by CMFB in fully differential signal processing inverter-like stage Already available at OpAmp output when no cascode is used: MP MN Required for certain feedback configurations!
30 Intro Subthreshold Class-AB Rail-to-Rail Inverter-Based 30/43 OpAmp Input Transconductance Overall gain performance: input transconductance output resistance Input transconductor for rial-to-rail? NMOS differential pair PMOS differential pair
31 Intro Subthreshold Class-AB Rail-to-Rail Inverter-Based 31/43 OpAmp Input Transconductance Overall gain performance: Complementary differential pair input transconductance output resistance Input transconductor for rial-to-rail? NMOS differential pair PMOS differential pair
32 Intro Subthreshold Class-AB Rail-to-Rail Inverter-Based 32/43 OpAmp Input Transconductance Overall gain performance: Complementary differential pair input transconductance output resistance Non-constant transconductance (gain): NMOS N+PMOS PMOS Specific OpAmp biasing techniques are required for rail-to-rail complementary differential pairs
33 Intro Subthreshold Class-AB Rail-to-Rail Inverter-Based 33/43 3-Times Current Mirror Complementary differential pair raw input transconductance:
34 Intro Subthreshold Class-AB Rail-to-Rail Inverter-Based 34/43 3-Times Current Mirror Complementary differential pair raw input transconductance: Equalization in strong inversion:
35 Intro Subthreshold Class-AB Rail-to-Rail Inverter-Based 35/43 3-Times Current Mirror Equalization in strong inversion: 1 3
36 Intro Subthreshold Class-AB Rail-to-Rail Inverter-Based 36/43 3-Times Current Mirror Equalization in strong inversion: not truly on/off operation Compact bias control Non-exact solution
37 Intro Subthreshold Class-AB Rail-to-Rail Inverter-Based 37/43 Current Switch Equalization in weak inversion: Compact bias control Transconductance equalization sensitivity to reference voltage
38 Intro Subthreshold Class-AB Rail-to-Rail Inverter-Based 38/43 1 Low-Voltage vs Low-Current 2 Subthreshold Operation 3 Class-AB Output Stages 4 Rail-to-Rail Topologies 5 Inverter-Based Pseudo-Differential Multi-Stages Architectures
39 Intro Subthreshold Class-AB Rail-to-Rail Inverter-Based 39/43 Cascade vs Cascode Low supply voltage by avoiding cascoding circuit structures cascode amplifier
40 Intro Subthreshold Class-AB Rail-to-Rail Inverter-Based 40/43 Cascade vs Cascode Low supply voltage by avoiding cascoding circuit structures OpAmp gain drop may be compensated by multistage topologies cascode amplifier Increase in power consumption Multipole frequency compensation can be tricky! inverter amplifier
41 Intro Subthreshold Class-AB Rail-to-Rail Inverter-Based 41/43 3-Stage Nested Miller OTA Inverter as transconductance basic building block M3
42 Intro Subthreshold Class-AB Rail-to-Rail Inverter-Based 42/43 3-Stage Nested Miller OTA Inverter as transconductance basic building block Phase margin save design M Increase in power consumption Bandwidth reduction
43 Intro Subthreshold Class-AB Rail-to-Rail Inverter-Based 43/43 Nested Gm-C Compensation Combination of nested loops involving: Pseudo-differential structures: Positive/negative transconductors Miller compensation capacitors e.g. 3-stage OTA
A low supply voltage and wide-tuned CMOS Colpitts VCO
This article has been accepted and published on J-STAGE in advance of copyediting. Content is final as presented. IEICE Electronics Express, Vol.* No.*,*-* A low supply voltage and wide-tuned CMOS Colpitts
Comparative Analysis of Voltage Controlled Oscillator using CMOS
Indian Journal of Science and Technology, Vol 9(14), DOI: 10.17485/ijst/2016/v9i14/84749, April 2016 ISSN (Print) : 0974-6846 ISSN (Online) : 0974-5645 Comparative Analysis of Voltage Controlled Oscillator
Implementation of a Multi bit VCO based Quantizer using Frequency to Digital Converter
International Journal of Electronics Engineering Research. ISSN 0975-6450 Volume 9, Number 6 (2017) pp. 889-898 Research India Publications http://www.ripublication.com Implementation of a Multi bit VCO
Lecture 10: Efficient Design of Current-Starved VCO
Lecture 10: Efficient Design of Current-Starved VCO CSCE 6933/5933 Instructor: Saraju P. Mohanty, Ph. D. NOTE: The figures, text etc included in slides are borrowed from various books, websites, authors
Design of Low-Power CMOS Cell Structures Using Subthreshold Conduction Region
International Journal of Scientific & Engineering Research, Volume 2, Issue 2, February-2011 1 Design of Low-Power CMOS Cell Structures Using Subthreshold Conduction Region Vishal Sharma, Sanjay Kumar
A 2.4 GHZ FULLY INTEGRATED LC VCO DESIGN USING 130 NM CMOS TECHNOLOGY
A 2.4 GHZ FULLY INTEGRATED LC VCO DESIGN USING 130 NM CMOS TECHNOLOGY Gaurav Haramkar 1, Prof. Rohita P. Patil 2 and Renuka Andankar 3 1 Department of E&TC Engineering, SKNCOE, University of Pune, Pune,
Reduction of Subthreshold Leakage Current in MOS Transistors
World Applied Sciences Journal 25 (3): 446-450, 2013 ISSN 1818-4952 IDOSI Publications, 2013 DOI: 10.5829/idosi.wasj.2013.25.03.797 Reduction of Subthreshold Leakage Current in MOS Transistors 1 2 3 4
Robust Subthreshold Circuit Design to Manufacturing and Environmental Variability. Masanori Hashimoto a
10.1149/05201.1079ecst The Electrochemical Society Robust Subthreshold Circuit Design to Manufacturing and Environmental Variability Masanori Hashimoto a a Department of Information Systems Engineering,
Low-Power 1-bit CMOS Full Adder Using Subthreshold Conduction Region
International Journal of Scientific & Engineering Research Volume 2, Issue 6, June-2011 1 Low-Power 1-bit CMOS Full Adder Using Subthreshold Conduction Region Vishal Sharma, Sanjay Kumar Abstract In balancing
Power Turn-On. IEEE 802.3af DTE Power via MDI March Dieter Knollman AVAYA
Power Turn-On IEEE 802.3af DTE Power via MDI March 2001 Dieter Knollman AVAYA djhk@netzero.net 1 Outline Simulate Power in PSE and PD Switches Switch Junction Temperature Examine PSE Current Limiting Options
KINGS COLLEGE OF ENGINEERING DEPARTMENT OF MECHANICAL ENGINEERING QUESTION BANK. Subject Name: ELECTRONICS AND MICRIPROCESSORS UNIT I
KINGS COLLEGE OF ENGINEERING DEPARTMENT OF MECHANICAL ENGINEERING QUESTION BANK Subject Name: ELECTRONICS AND MICRIPROCESSORS UNIT I Year/Sem:II / IV PART-A(2 MARKS) SEMICONDUCTORS AND RECTIFIERS 1. What
Analog Design and System Integration Lab. Graduate Institute of Electronics Engineering National Taiwan University
Designs of Low-Noise K-band K VCO Analog Design and System Integration Lab. Graduate Institute of Electronics Engineering National Taiwan University Introduction Outlines The proposed VCO architecture
Multi-band LC VCO GHz PMCC_VCOMB12G
Multi-band LC VCO 8-11.3GHz PMCC_VCOMB12G IP MACRO Datasheet Rev 1.2 Process: 65nm CMOS DESCRIPTION PMCC_VCOMB12G is a low noise multi-band differential LC voltage controlled oscillator (VCO). The IP block
PHASE-LOCKED loops (PLLs) are one of the key building
IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 42, NO. 4, APRIL 2007 775 An On-chip Calibration Technique for Reducing Supply Voltage Sensitivity in Ring Oscillators Ting Wu, Member, IEEE, Kartikeya Mayaram,
Bulk CMOS Device Optimization for High-Speed and Ultra-Low Power Operations
Bulk CMOS Device Optimization for High-Speed and Ultra-Low Power Operations Brent Bero and Jabulani Nyathi School of EECS Washington State University Pullman, WA (USA) {bbero,jabu} @eecs.wsu.edu Abstract-
Enhancement of VCO Linearity and Phase Noise by Implementing Frequency Locked Loop
EUROCON 2007 The International Conference on Computer as a Tool Warsaw, September 9-12 Enhancement of VCO Linearity and Phase Noise by Implementing Frequency Locked Loop Emre Ayranci, Kenn Christensen,
Application of Op-amp Fixators in Analog Circuits
Application of Op-amp Fixators in Analog Circuits R. Rohith Krishnan #1, S. Krishnakumar *2 # Department of Electronics, S.T.A.S, M.G. University Regional Centre Edappally, Kochi, Kerala, India 1 rohithpunnoor@gmail.com
Current Testing Procedure for Deep Submicron Devices
Current Testing Procedure for Deep Submicron Devices Anton Chichkov Dirk Merlier Peter Cox anton.chichkov@mie.alcatel.be dirk.merlier@mie.alcatel.be peter.cox@mie.alcatel.be Alcatel Microelectronics Westerring
AND BIOMEDICAL SYSTEMS Rahul Sarpeshkar
ULTRA-LOW-POWER LOW BIO-INSPIRED INSPIRED AND BIOMEDICAL SYSTEMS Rahul Sarpeshkar Research Lab of Electronics Massachusetts Institute of Technology Electrical Engineering and Computer Science FOE Talk
Transitioning from the CS4362 to the CS4362A or CS4365
Transitioning from the CS to the CSA or CS. Introduction This application note describes how to transition easily to the CS or CSA from an existing design that uses the CS. The CSA was designed to give
Texas A&M University Electrical Engineering Department. ELEN 665 RF Communication Circuits Laboratory Fall 2010
Texas A&M University Electrical Engineering Department ELEN 665 RF Communication Circuits Laboratory Fall 2010 Laboratory #6: Analysis and Simulation of a CMOS VCO Objectives: To learn the use of periodic
Neuromorhic Silicon Neuron and Synapse: Analog VLSI Implemetation of Biological Structures
RESEARCH ARTICLE OPEN ACCESS Neuromorhic Silicon Neuron and Synapse: Analog VLSI Implemetation of Biological Structures Ms. Pooja Verma*, Ms. Neha Verma** *(Associate Professor, Department of Electronics
PLL. The system blocks and their input and output signals are as follows:
PLL This is the most complicated of the three optional labs - but is definitely the coolest system and if you can get it working, you should be able to learn a lot. The top level block diagram of the PLL
Fig. 1: Typical PLL System
Integrating The PLL System On A Chip by Dean Banerjee, National Semiconductor The ability to produce a set of many different frequencies is a critical need for virtually all wireless communication devices.
ULTRA LOW POWER SUBTHRESHOLD DEVICE DESIGN USING NEW ION IMPLANTATION PROFILE. A DISSERTATION IN Electrical and Computer Engineering and Physics
ULTRA LOW POWER SUBTHRESHOLD DEVICE DESIGN USING NEW ION IMPLANTATION PROFILE A DISSERTATION IN Electrical and Computer Engineering and Physics Presented to the Faculty of the University of Missouri -
PoDL- Decoupling Network Presentation Andy Gardner. May 2014
PoDL- Decoupling Network Presentation Andy Gardner May 2014 2 Requirements for 1-pair PoDL Decoupling Networks 1-pair PoDL relies upon decoupling networks at the PSE and PD to allow both power and data
Port To Port Cross-Regulation (PPCR) For IEEE 802.3af Standard Power over MDI Yair Darshan
Port To Port Cross-Regulation (PPCR) For IEEE 80.3af Standard Power over MDI Yair Darshan Problem Definition Load changes at port N affects the output voltage of port M through a main power source used
Design and Implementation of Programmable Hearing Aid Using FPAA
Design and Implementation of Programmable Hearing Aid Using FPAA Priya. K *1 and P. Eswaran *2 *Department of Electronics and Communication Engineering, SRM University, Chennai, Tamilnadu-603 203 Abstract.
Manual Defibrillators, Automatic External Defibrillators, Cardioversion, and External Pacing
Manual Defibrillators, Automatic External Defibrillators, Cardioversion, and External Pacing Key Points Defibrillators: - know the definition & electrical value of a joule - monophasic vs biphasic types:
IN RECENT years, the demand for power-sensitive designs
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, VOL. 13, NO. 11, NOVEMBER 2005 1213 Computing With Subthreshold Leakage: Device/Circuit/Architecture Co-Design for Ultralow-Power Subthreshold
A Review on Ultra Low Power Design Technique: Subthreshold Logic
IJCST Vo l. 4, Is s u e Sp l - 2, Ap r i l - Ju n e 2013 ISSN : 0976-8491 (Online) ISSN : 2229-4333 (Print) A Review on Ultra Low Power Design Technique: Subthreshold Logic 1 Priya Gupta, 2 Anu Gupta,
Slew-Aware Clock Tree Design for Reliable Subthreshold Circuits Jeremy R. Tolbert, Xin Zhao, Sung Kyu Lim, and Saibal Mukhopadhyay
Slew-Aware Clock Tree Design for Reliable Subthreshold Circuits Jeremy R. Tolbert, Xin Zhao, Sung Kyu Lim, and Saibal Mukhopadhyay Georgia Institute of Technology, Atlanta, GA, 3332 jeremy.r.tolbert@gatech.edu,
Chapter VI Development of ISFET model. simulation
Chapter VI Development of ISFET model using ZnO as gate and its simulation Introduction Theory of ISFET Experimental work Results and discussion Conclusion 6.1 General: The human bodies ph and electrolyte
DC Unbalance Tolerance Testing in PSE s
The PoE Impairment Much like cable attenuation, alien crosstalk, and impedance mismatches present physical layer impairments to packet traffic on 10/100/1000Base-T links, Power-over-Ethernet (PoE) also
Diagnostics, Prognostics and Control Models for bus Fuel Fell Systems
Giantleap Workshop, Belfort, December 12, 2017 Diagnostics, Prognostics and Control Models for bus Fuel Fell Systems PHM & Control Issues Ivar J. Halvorsen, Federico Zenith, SINTEF Digital 1 Outline FC
Review Article Device and Circuit Design Challenges in the Digital Subthreshold Region for Ultralow-Power Applications
VLSI Design Volume 2009, Article ID 283702, 14 pages doi:10.1155/2009/283702 Review Article Device and Circuit Design Challenges in the Digital Subthreshold Region for Ultralow-Power Applications Ramesh
Manual Defibrillators, Automatic External Defibrillators, Cardioversion, and External Pacing. D. J. McMahon cewood rev
Manual Defibrillators, Automatic External Defibrillators, Cardioversion, and External Pacing D. J. McMahon 141001 cewood rev 2017-10-04 Key Points Defibrillators: - know the definition & electrical value
Edinburgh Research Explorer
Edinburgh Research Explorer A Bio-Realistic Analog CMOS Cochlea Filter With High Tunability and Ultra-Steep Roll-Off Citation for published version: Wang, S, Koickal, T, Hamilton, A, Cheung, R & Smith,
4Pair PoE Current unbalance
4Pair PoE Current unbalance Christian Beia IEEE802.3 4PPOE Study Group Geneva, Introduction The purpose of this presentation is to provide a target value for Objective 4 The project shall support a minimum
Design Methodology for Fine-Grained Leakage Control in MTCMOS
Abstract Design Methodology for Fine-Grained Leakage Control in MTCMOS Benton H. Calhoun, Frank A. Honore, and Anantha Chandrakasan Massachusetts Institute of Technology, Cambridge, MA, 239 {bcalhoun,honore,anantha}@mtl.mit.edu
Continuous Time Sigma Delta Modulators and VCO ADCs
Continuous Time Sigma Delta Modulators and VCO ADCs Pieter Rombouts Electronics and Information Systems Lab., Ghent University, Belgium Pavia, March 2017 P. Rombouts (Ghent University) CTSDMs and VCO ADCs
HX8801 Data Sheet TFT-LCD AV CONTROLLER
Data Sheet August, 2002 1F, No.12, Nanke 8 th Road, Tainan Science-Based Industrial Park, Tainan County, Taiwan 741, R.O.C. TEL: 886-6-505-0880 FAX: 886-6-505-0891 DOC No:HX8801-17 August 2002, 1. General
ethernet alliance Overview of 802.3bt - Power over Ethernet standard Lennart Yseboodt, Philips Lighting David Abramson, Texas Instruments
Overview of 802.3bt - Power over Ethernet standard Lennart Yseboodt, Philips Lighting David Abramson, Texas Instruments April 2018 IEEE 802.3bt at a glance The new Power over Ethernet 802.3bt standard
A BIST Scheme for Testing and Repair of Multi-Mode Power Switches
A BIST Scheme for Testing and Repair of Multi-Mode Power Switches Zhaobo Zhang Dept. Electrical & Computer Eng. Duke University, USA Email: zz18@duke.edu Xrysovalantis Kavousianos, Yiorgos Tsiatouhas Dept.
SUBTHRESHOLD CIRCUIT DESIGN AND OPTIMIZATION. Sungil Kim
SUBTHRESHOLD CIRCUIT DESIGN AND OPTIMIZATION Except where reference is made to the work of others, the work described in this thesis is my own or was done in collaboration with my advisor. This thesis
TOTAL IONIZING DOSE TEST REPORT
October 10, 2000 TOTAL IONIZING DOSE TEST REPORT No. 00T-RT14100-UCL082 J. J. Wang (408)522-4576 jih-jong.wang@actel.com I. SUMMARY TABLE Parameters Tolerance 1. Gross Functional > 20krad(Si), exact number
Viability of Low Temperature Deep and Ultra Deep Submicron Scaled Bulk nmosfets on Ultra Low Power Applications
Journal of Electron Devices, Vol. 11, 2011, pp. 567-575 JED [ISSN: 1682-3427 ] Viability of Low Temperature Deep and Ultra Deep Submicron Scaled Bulk nmosfets on Ultra Low Power Applications Subhra Dhar
TLC2933 HIGH-PERFORMANCE PHASE-LOCKED LOOP
Voltage-Controlled Oscillator (VCO) Section: Ring Oscillator Using Only One External Bias Resistor (R BIAS ) Lock Frequency: 43 MHz to 100 MHz (V DD = 5 V ±5%, T A = to, 1 Output) 37 MHz to 55 MHz (V DD
A 1.2V operation 5 GHz CMOS VCO with series
Adanced Science and Technology Letters, pp.3-7 http://dx.doi.org/0.4257/astl.204.75.04 A.2V operation 5 GHz CMOS VCO with series aractor bank Mi-young Lee Dept. of Electronic Eng., Hannam Uniersity, Ojeong
TLC2932 HIGH-PERFORMANCE PHASE-LOCKED LOOP
Voltage-Controlled Oscillator (VCO) Section: Complete Oscillator Using Only One External Bias Resistor (R BIAS ) Lock Frequency: 22 MHz to 50 MHz (V DD = 5 V ±5%, T A = C to 75 C, 1 Output) 11 MHz to 25
Leakage Currents of Zinc Oxide Surge Arresters in 22 kv Distribution System Using Thermal Image Camera
Journal of Power and Energy Engineering, 2014, 2, 712-717 Published Online April 2014 in SciRes. http://www.scirp.org/journal/jpee http://dx.doi.org/10.4236/jpee.2014.24095 Leakage Currents of Zinc Oxide
Medical Electronics Dr. Neil Townsend Michaelmas Term 2001 (www.robots.ox.ac.uk/~neil/teaching/lectures/med_elec) The story so far
Medical Electronics Dr. Neil Townsend Michaelmas Term 2001 (www.robots.ox.ac.uk/~neil/teaching/lectures/med_elec) The story so far The heart pumps blood around the body. It has four chambers which contact
SPECIFICATION GUIDE. Phoenix EX AC Drive Closed Loop AC Vector Control 3 HP to 3500 HP 200 to 600 VAC Input
US Drives Inc. 2221 Niagara Falls Boulevard P.O. Box 281 Niagara Falls, NY 14304-0281 Tel: (716) 731-1606 Fax: (716) 731-1524 Visit us at www.usdrivesinc.com GUIDE Phoenix EX AC Drive Closed Loop AC Vector
A Multiple-Crystal Interface PLL With VCO Realignment to Reduce Phase Noise
IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 37, NO. 12, DECEMBER 2002 1795 A Multiple-Crystal Interface PLL With VCO Realignment to Reduce Phase Noise Sheng Ye, Member, IEEE, Lars Jansson, Member, IEEE,
DIN Ready Solid State Relay
INPUT: DC CONTROL (TTL or CMOS COMPATIBLE) 66 6616 6625 664 DC CONTROL Control voltage range 4-32 4-32 4-32 4-32 Vdc Control current range 8-3 8-3 8-3 8-3 ma Pick-up voltage 3. 3. 3. 3. Vdc Drop-out voltage
What is a stepper motor?
What is a stepper motor? 1. A stepper motor (or step motor) is a brushless, synchronous electric motor that can divide a full rotation into a large number of steps. The motor's position can be controlled
MPS Baseline proposal
MPS Baseline proposal v260 Lennart Yseboodt, Philips lennart.yseboodt@philips.com David Abramson, Texas Instruments david.abramson@ti.com 1 Goals Allow modified MPS parameters as defined in yseboodt_01_0314.pdf
SO14 IC Serial Output IC For 14 Bits of Output
ABCircuits www.abcircuits.com POB New Hill () 0-0 General Description SO IC Serial Output IC For Bits of Output The SO IC is designed to provide bits of output data to connect to RS-, RS-, USB, Ethernet
Shannon Expansion Based Supply-Gated Logic for Improved Power and Testability
Shannon Expansion Based Supply-Gated Logic for Improved Power and Testability S. Ghosh, S. Bhunia, and K. Roy School of Electrical and Computer Engineering, Purdue University, IN {ghosh3, bhunias, kaushik}@ecn.purdue.edu
Intro. Comp. NeuroSci. Ch. 9 October 4, The threshold and channel memory
9.7.4 The threshold and channel memory The action potential has a threshold. In figure the area around threshold is expanded (rectangle). A current injection that does not reach the threshold does not
GaAs Power Amplifiers Wideband 0.2 to 200 Watts
Power Amplifiers are CTT s forte. Over the past 20 years, the preponderance of our research and development has been devoted to this market segment. As a result, numerous proprietary, unique approaches
SSO Simulation with IBIS
SSO Simulation with IBIS Manfred Maurer manfred.maurer@siemens.com Industrial Solutions and Services Your Success is Our Goal www.siemens.de/edh Manfred Maurer Folie 1 Motivation SSN with IBIS in 2000
Introduction to Computational Neuroscience
Introduction to Computational Neuroscience Lecture 6: Single neuron models Lesson Title 1 Introduction 2 Structure and Function of the NS 3 Windows to the Brain 4 Data analysis I 5 Data analysis II 6 Single
Design of high-voltage-tolerant stimulus driver with adaptive loading consideration to suppress epileptic seizure in a 0.
Analog Integr Circ Sig Process (2014) 79:219 226 DOI 10.1007/s10470-014-0282-4 Design of high-voltage-tolerant stimulus driver with adaptive loading consideration to suppress epileptic seizure in a 0.18-lm
ENDODONTICS ENDODONTICS
158 159 & Heads Smarter and Safer Cordless Endodontic Handpiece with Torque Control and Auto Reverse Miniature Head For Ni-Ti files (ø2.35) Push Button Chuck MP-F20R MP-F16R MP-F10R 20:1 / 16:1 / 10:1
Variation Aware Sleep Vector Selection in Dual Dynamic OR Circuits for Low Leakage Register File Design
1970 IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I: REGULAR PAPERS, VOL. 61, NO. 7, JULY 2014 Variation Aware Sleep Vector Selection in Dual Dynamic OR Circuits for Low Leakage Register File Design Na Gong,
FT-302 Force Transducer
Technical Note FT-302 LabScribe is a trademark of 2015 Overview The FT-302 is a high-sensitivity dual-range research grade force transducer designed to measure forces in the 0.005 to 10 gram and 0 to 100
Lecture 180 CMOS Technology (10/20/01) Page 180-1
Lecture 180 CMOS Technology (10/20/01) Page 180-1 LECTURE 180 CMOS TECHNOLOGY (READING: Text-Sec. 2.8) INTRODUCTION Objective The objective of this presentation is: 1.) Illustrate the fabrication sequence
Armstrong IVS 102 Drive Specification
Armstrong IVS 102 Drive Specification Part I: General Description 1. This specification covers complete variable frequency drives (VFDs) designated on the drawing schedules to be variable speed. All standard
Design Considerations and Clinical Applications of Closed-Loop Neural Disorder Control SoCs
22nd Asia and South Pacific Design Automation Conference (ASP-DAC 2017) Special Session 4S: Invited Talk Design Considerations and Clinical Applications of Closed-Loop Neural Disorder Control SoCs Chung-Yu
Synchrony Detection by Analogue VLSI Neurons with Bimodal STDP Synapses
Synchrony Detection by Analogue VLSI Neurons with Bimodal STDP Synapses Adria Bofill-i-Petit The University of Edinburgh Edinburgh, EH9 JL Scotland adria.bofill@ee.ed.ac.uk Alan F. Murray The University
Technical Tip: How to Connect and Troubleshoot Transducer Feedback. Product(s): iqpump1000 and iqpump Micro Drives
This Technical Tip assists users in applying Yaskawa iqpump1000 and iqpump Micro products to pump systems and provides useful information on: running without a transducer fixing Fdb-L or Feedback Loss
VENTRICULAR DEFIBRILLATOR
VENTRICULAR DEFIBRILLATOR Group No: B03 Ritesh Agarwal (06004037) ritesh_agarwal@iitb.ac.in Sanket Kabra (06007017) sanketkabra@iitb.ac.in Prateek Mittal (06007021) prateekm@iitb.ac.in Supervisor: Prof.
DOWNLOAD OR READ : TAKE CHARGE OF BIPOLAR DISORDER PDF EBOOK EPUB MOBI
DOWNLOAD OR READ : TAKE CHARGE OF BIPOLAR DISORDER PDF EBOOK EPUB MOBI Page 1 Page 2 take charge of bipolar disorder take charge of bipolar pdf take charge of bipolar disorder A bipolar junction transistor
Post-Synthesis Sleep Transistor Insertion for Leakage Power Optimization in Clock Tree Networks
Post-Synthesis Sleep Transistor Insertion for Leakage Power Optimization in Clock Tree Networks Houman Homayoun 1, Shahin Golshan 1, Eli Bozorgzadeh 1, Alex Veidenbaum 1, Fadi J. Kurdahi 2 1 Center of
Temporal Adaptation. In a Silicon Auditory Nerve. John Lazzaro. CS Division UC Berkeley 571 Evans Hall Berkeley, CA
Temporal Adaptation In a Silicon Auditory Nerve John Lazzaro CS Division UC Berkeley 571 Evans Hall Berkeley, CA 94720 Abstract Many auditory theorists consider the temporal adaptation of the auditory
VLSI Design, Fall Design of Adders Design of Adders. Jacob Abraham
8. Design of Adders 1 8. Design of Adders Jacob Abraham Department of Electrical and Computer Engineering The University of Texas at Austin VLSI Design Fall 2017 September 27, 2017 ECE Department, University
ENDODONTICS ENDODONTICS
138 139 Smarter and Safer Cordless Endodontic Handpiece with Torque Control and Auto Reverse For Ni-Ti files (ø2.35) Push Button Chuck MP-F20R MP-F16R MP-F10R 20:1 / 16:1 / 10:1 Reduction Y110044 Y110096
DOWNLOAD OR READ : COMPACT HIERARCHICAL BIPOLAR TRANSISTOR MODELING WITH HICUM PDF EBOOK EPUB MOBI
DOWNLOAD OR READ : COMPACT HIERARCHICAL BIPOLAR TRANSISTOR MODELING WITH HICUM PDF EBOOK EPUB MOBI Page 1 Page 2 compact hierarchical bipolar transistor modeling with hicum compact hierarchical bipolar
Principles and Applications of Electrical Circuits and Signal Theories in EP
Principles and Applications of Electrical Circuits and Signal Theories in EP Graydon Beatty, VP Therapy Development Atrial Fibrillation Division, St. Jude Medical, Inc. CardioRhythm 2009 Background Biophysics
Neuromorphic computing
Neuromorphic computing Robotics M.Sc. programme in Computer Science lorenzo.vannucci@santannapisa.it April 19th, 2018 Outline 1. Introduction 2. Fundamentals of neuroscience 3. Simulating the brain 4.
www.gnresound.com consumerhelp@gnresound.com ReSound North America 8001 Bloomington Freeway Bloomington, MN 55420 1.800.248.4327 Fax: 1.952.769.8001 ReSound Canada 303 Supertest Road Toronto, Ontario,
Signet 2850 Conductivity/Resistivity Sensor Electronics and Integral Systems
Signet 2850 Conductivity/Resistivity Sensor Electronics and Integral Systems Features Certificate of calibration supplied with all sensors. Universal Mount Custom cell constant programmed into the electronics.
MODELING SMALL OSCILLATING BIOLOGICAL NETWORKS IN ANALOG VLSI
384 MODELING SMALL OSCILLATING BIOLOGICAL NETWORKS IN ANALOG VLSI Sylvie Ryckebusch, James M. Bower, and Carver Mead California Instit ute of Technology Pasadena, CA 91125 ABSTRACT We have used analog
SUPER CPAP POWER PACK
SUPER CPAP POWER PACK USER S GUIDE MODELS: C-150, C-222, C-444 SUPER CPAP POWER PACK YOUR CPAP MACHINE DOESN T HAVE TO KEEP YOU FROM ENJOYING THE GREAT OUTDOORS... Super CPAP Power Packs, the most powerful
PHM-100 PORTABLE HANDHELD TRANSDUCER INDICATOR OPERATORS MANUAL. Transducer Techniques R
PHM-100 PORTABLE HANDHELD TRANSDUCER INDICATOR OPERATORS MANUAL Transducer Techniques R 42480 RIO NEDO, TEMECULA, CA 92590 (909) 719-3965 FAX (909) 719-3900 URL: http://www.ttloadcells.com E-mail: tti@ttloadcells.com
Impact of Local Interconnects on Timing and Power in a High Performance Microprocessor
Impact of Local Interconnects on Timing and Power in a High Performance Microprocessor Rupesh S. Shelar Low Power IA Group Intel Corporation, Austin, TX December 13 th 2011 UT ICS/IEEE Seminar, UT Austin
An Energy Efficient Sensor for Thyroid Monitoring through the IoT
An Energy Efficient Sensor for Thyroid Monitoring through the IoT P. Sundaravadivel 1, S. P. Mohanty 2, E. Kougianos 3, U. Albalawi 4. NanoSystem Design Laboratory (NSDL, http://nsdl.cse.unt.edu) University
Stepper Motors and Control Part II - Bipolar Stepper Motor and Control (c) 1999 by Rustle Laidman, All Rights Reserved
Copyright Notice: (C) June 2000 by Russell Laidman. All Rights Reserved. ------------------------------------------------------------------------------------ The material contained in this project, including
Signet 2850 Conductivity/Resistivity Sensor Electronics and Integral Systems with PVDF Sensor
Signet 2850 Conductivity/Resistivity Sensor Electronics and Integral Systems with PVDF Sensor Features Test certificate supplied with all sensors Universal Mount Custom cell constant programmed into the
Mini UPS and Power Sensor. Power Output Cord. Power Input Port. Switch Port
AVTECH Mini UPS and Power Sensor AVTECH s Mini UPS and Power Sensor (MUPS) monitors the on/off state of a power source, such as main power, a UPS, surge protector or standard wall outlet, and also provides
Design Note: HFDN Rev.2; 04/08. Loop-Filter Configuration for the MAX3670 Low-Jitter PLL Reference Clock Generator
Design Note: HFDN-3.0 Rev.; 04/08 Loop-Filter Coniguration or the MAX3670 Low-Jitter PLL Reerence Clock Generator Loop-Filter Coniguration or the MAX3670 Low-Jitter PLL Reerence Clock Generator Introduction
Mike Davies Director, Neuromorphic Computing Lab Intel Labs
Mike Davies Director, Neuromorphic Computing Lab Intel Labs Loihi at a Glance Key Properties Integrated Memory + Compute Neuromorphic Architecture 128 neuromorphic cores supporting up to 128k neurons and
ISIS IOM. System-Family. The new ISIS Xpress supplements the ISIS IOM System-Family >> APPLICATION FIELDS: >> Powerful >> User-friendly >> Flexible
Intraoperative Neuromonitoring Functional Neurosurgery Pain Treatment Neurological Diagnostics >> APPLICATION FIELDS: Neurosurgery Spine surgery Orthopedics Vascular surgery Cardiothoracic surgery General
FIR filter bank design for Audiogram Matching
FIR filter bank design for Audiogram Matching Shobhit Kumar Nema, Mr. Amit Pathak,Professor M.Tech, Digital communication,srist,jabalpur,india, shobhit.nema@gmail.com Dept.of Electronics & communication,srist,jabalpur,india,
ScienceDirect. Design and Fabrication of Fully Implantable MEMS Cochlea
Available online at www.sciencedirect.com ScienceDirect Procedia Engineering 100 (2015 ) 1224 1231 5th DAAAM International Symposium on Intelligent Manufacturing and Automation, DAAAM 2014 Design and Fabrication
Data-Driven Approaches for Computation in Intelligent Biomedical Devices: A Case Study of EEG Monitoring for Chronic Seizure Detection
J. Low Power Electron. Appl. 2011, 1, 150-174; doi:10.3390/jlpea1010150 OPEN ACCESS Review Journal of Low Power Electronics and Applications ISSN 2079-9268 www.mdpi.com/journal/jlpea Data-Driven Approaches
SUPPLEMENTARY INFORMATION
doi:10.1038/nature10776 Supplementary Information 1: Influence of inhibition among blns on STDP of KC-bLN synapses (simulations and schematics). Unconstrained STDP drives network activity to saturation
Recap DVS. Reduce Frequency Only. Reduce Frequency and Voltage. Processor Sleeps when Idle. Processor Always On. Processor Sleeps when Idle
Energy Continued Recap DVS Reduce Frequency Only Reduce Frequency and Voltage Processor Sleeps when Idle Processor Always On Processor Sleeps when Idle Bad idea! Good idea! Should we do frequency scaling
Make the world louder!
Make the world louder! Proven ultra power amplification for extreme audibility Power and dynamic Feedback Management Sumo DM can fulfil the output needs of even your most demanding clients - even those